















## Impasse excuse

All vendors committed to multi-cores. Yet, their architecture and how to program them for single task completion time not clear → But, how do we know which approach to teach?! Like SW vendors, our preferred course of action is to wait and see who emerges as winners.

#### Nice try, but:

- 1. What about graduates before this is resolved?
- When resolved: will you not teach the basics? The PRAM level of cognition is <u>necessary</u>, as it falls in the common denominator of other approaches. (It is also <u>sufficient</u> for a real architecture...)
- Demonstrated: PRAM-like programming can be taught to highschool students (F'07) & non-CS majors (S'08): "CS&E is where the action is!"; compare appeal with malpractice suit

## Conclusion

Any successful general-purpose approach must (also) answer: what will be taught in the algorithms class? Otherwise dead-end

PRAM: only current answer

PRAM-On-Chip: Showing how PRAM can pull it

Culler-Singh 1999: "Breakthrough can come from architecture if we can somehow...truly design a machine that can look to the programmer like a PRAM"

### **Final thought**

Meritocracy will lead us to a <u>solution</u> and away from a farce. Not an ...ism dogma or business cartels. This is up to <u>us:</u>

IPDPS09? Organize (fair) competition among solutions

# Q&A

Question: Where can I find more information

Answer: www.umiacs.umd.edu/users/vishkin/XMT/index.shtml Question: Why PRAM-type parallel algorithms matter, when we can get by with existing serial algorithms, and parallel

programming methods like OpenMP on top of it? Answer: With the latter you need a strong-willed Comp. Sci. PhD in order to come up with an efficient parallel program at the end. With the former (study of parallel algorithmic thinking and PRAM algorithms) high school kids can write efficient (<u>more</u> efficient if fine-grained & irregular!) parallel programs.

#### Some Quotes

- The single-chip supercomputer prototype built by Prof. Uzi Vishkin's group uses rich algorithmic theory to address the practical problem of building an easy-to-program multicore computer. Vishkin's XMT chip reincarnates the PRAM algorithmic technology developed over the past 25 years, uniting the theory of yesterday with the reality of today. Charles Leiserson, MIT, 2007.
- I am happy to hear of the impending announcement of a 64 processor prototype of Uzi Vishkin's XMT architecture. This system represents a significant improvement in generality and flexibility for parallel computer systems because of its unique ability to exploit fine-grain concurrency. It will be able to exploit a wider spectrum of parallel algorithms than today's microprocessors can, and this in turn will help bring general purpose parallel computing closer to reality. Burton Smith, Microsoft Technical Fellow, 2007.
- Today's multi-core processors support coarse grain parallelism. Professor Vishkin has defined a new parallel architecture that supports extremely finegrained threading. On XMT, a program can be profitably decomposed into tasks as small as 10 instructions. With a complete programming model and an impressive FPGA-based prototype, Professor Vishkin is proposing a compelling alternative design for future microprocessors. Geoff Lowney, Intel Fellow, April 2008.