# How to Think Algorithmically in Parallel?

# Or, Parallel Programming through Parallel Algorithms

#### Uzi Vishkin





A. JAMES CLARK SCHOOL of ENGINEERING

# Context

- Will review variant of context part in August 22 talk given at Hot Interconnects, Stanford, CA.
- Please relax and listen. This part is for background and motivation. It is <u>NOT</u> what you are here to learn.
- In fact, the only thing you need to get from the upcoming review is summarized in the following slide.

# Commodity computer systems

Chapter 1 1946—2003: Serial. Clock frequency: ~ay-1945

Chapter 2 2004--: Parallel. #"cores": ~dy-2003 Clock freq: flat.

Programmer's IQ? Flat..

Need A general-purpose parallel computer framework that:

- (i) is easy to program;
- (ii) gives good performance with any amount of parallelism provided by the algorithm; namely, up- and down-scalability including backwards compatibility on serial code;
- (iii) supports application programming (VHDL/Verilog, OpenGL, MATLAB) and performance programming; and
- (iv) fits current chip technology and scales with it.


PRAM-On-Chip@UMD is addressing (i)-(iv).

Rep speed-up [Gu-V, JEC 12/06]: 100x for VHDL benchmark.

### Parallel Random-Access Machine/Model (PRAM)

Serial RAM Step: 1 op (memory/etc).

PRAM Step: many ops.




- 1979- : THEORY figure out how to think algorithmically in parallel (Also, ICS07 Tutorial)
- "In theory there is no difference between theory and practice but in practice there is" →
- 1997- : PRAM-On-Chip@UMD: derive specs for architecture; design and build

# Snapshot: XMT High-level language

XMTC: Single-program multiple-data (SPMD) extension of standard C. Arbitrary CRCW PRAM-like programs.

Includes Spawn and PS - a multi-operand instruction. Short (not OS) threads.

To express architecture desirables present PRAM algorithms as: [ideally: compiler in similar XMT assembly; e.g., locality, prefetch]



<u>Cartoon</u> Spawn creates threads; a thread progresses at its own speed and expires at its Join.

Synchronization: only at the Joins.

So, virtual threads avoid busy-waits by expiring.

New: Independence of order semantics (IOS).

Unique First parallelism. Then decomposition

[ideally: given XMTC program, compiler provides decomposition]

# Compare with

Build-first figure-out-how-to-program-later architectures.

J. Hennessy 2007: "Many of the early ideas were motivated by observations of what was easy to implement in the hardware rather than what was easy to use"

No proper programming model: poor programmability.

- Painful to program decomposition-first step in other parallel programming approaches.
- Culler-Singh 1999: "Breakthrough can come from architecture if we can somehow...truly design a machine that can look to the programmer like a PRAM"

### The PRAM Rollercoaster ride


Late 1970's Theory work began



- Model of choice in all theory/algorithms communities. 1988-90: Big chapters in standard algorithms textbooks.
- DOWN FCRC'93: "PRAM is not feasible". ['93+ despair

  → no proper alternative! Puzzled: where do vendors

  expect good alternatives to come from in 2007?]
- UP eXplicit-multi-threaded (XMT) FPGA-prototype computer (not simulator), SPAA'07; towards realizing PRAM-On-Chip vision:



# PRAM-On-Chip

#### Specs and aspirations


n=m	64
# TCUs	1024

- Multi GHz clock rate
- Get it to scale to cutting edge technology
- Proposed answer to the many-core era: "successor to the Pentium"?

FPGA Prototype built n=4, #TCUs=64, m=8, 75MHz.

- Cache coherence defined away: Local cache only at master thread control unit (MTCU)
- Prefix-sum functional unit (F&A like) with global register file (GRF)
- Reduced global synchrony
- Overall design idea: no-busy-wait FSMs

#### **Block diagram of XMT**



### What is different this time around?

### crash course on parallel computing

– How much processors-to-memories bandwidth?

Enough Limited

Ideal Programming Model: PRAM Programming difficulties

In the past bandwidth was an issue.

- XMT: enough bandwidth for on-chip interconnection network. Bare die photo of 8-terminal chip IBM 90nm process, 9mm x 5mm August 2007.

Glad to fail Einstein's test for insanity "do the same thing, yet expect different results".

One of several basic differences relative to "PRAM realization comrades": NYU Ultracomputer, IBM RP3, SB-PRAM and MTA.

PRAM was just ahead of its time; we are getting there...

# Conclusion (for Hot'I07 talk)

- Badly needed: HOT Alg. & Programming Models.
- Just think: How to teach algorithms & programming to students in HS &College & other programmers?
- Multi-decade evidence of commercialization problems in parallel computing due to poor programmability.
- Currently, only PRAM provides strong-enough theory
- [Hot Interconnects, Hot Chips, compilers, etc, are crucial for bridging theory and practice]
- IOHO: (i) Competition to PRAM unlikely
- (ii) It is only a matter of time & money for us to complete a basis for ubiquitous general-purpose parallel computing

# Experience with new FPGA computer

Included: basic compiler [Tzannes,Caragea,Barua,V].

New computer used: to validate past speedup results.

Zooming on Spring'07 parallel algorithms class @UMD

- Standard PRAM class. 30 minute review of XMT-C.
- Reviewed the architecture only in the last week.
- 6(!) significant programming projects (in a theory course).
- FPGA+compiler operated nearly flawlessly.
- Sample speedups over best serial by students Selection: 13X. Sample sort: 10X. BFS: 23X. Connected components: 9X.
- Students' feedback: "XMT programming is easy" (many), "The XMT computer made the class the gem that it is", "I am excited about one day having an XMT myself!"
- 12,000X relative to cycle-accurate simulator in S'06. Over an hour → sub-second. (Year→46 minutes.)

# More "keep it simple" examples

### Algorithmic thinking and programming

- PRAM model itself; and the following plans:
- Work with motivated high-school students, Fall'07.
- 1st semester programming course. Recruitment tool: "CS&E is where the action is". Spring'08.
- Undergrad parallel algorithms course. Spring'08

#### XMT architecture and ease of implementing it

Single (hard working) student (X. Wen) completed synthesizable Verilog description AND the new FPGA-based XMT computer (+ board) in slightly more than two years. No prior design experience.

### Summary: Why should you care?

The serial paradigm is about to reach (or already reached) a dead-end when it comes to building machines that are much stronger than currently available, due to physical and technological constraints that are not going to go away.

Parallel computing can provide such stronger machines.

But: am I not taught in school only serial programming?

(Hope you understand that the problem is much broader than YOUR school)

Subject of this tutorial: how to (think as you) program for parallelism?

# The Pain of Parallel Programming

- Parallel programming is currently too difficult, making it unacceptable for many objectives.
  - To many users programming existing parallel computers is "as intimidating and time consuming as programming in assembly language ...in turn, places a substantial intellectual burden on developers, resulting in continuing limitations on the usability of high-end computing systems and restricting effective access to a small cadre of researchers in these areas". [NSF Blue-Ribbon Panel on Cyberinfrastructure'05].
- Tribal lore, parallel programming profs, DARPA HPCS Development Time study (2004-2008): "Parallel algorithms and programming for parallelism is easy. What is difficult is the programming/tuning for performance that comes after that."


### Useful (?) Image

One way to think about the hard problem (of "reinventing CS"):

# Heavy weight lifting

#### How to do the heavy weight lifting?

Archimedes: Use (2<sup>nd</sup> class) levers.



Parallel algorithms. First principles. Alien culture: had to do from scratch. (Namely: no lever – Archimedes speechless)

#### Levers:

- 1. Input: Parallel algorithm. Output: Parallel architecture.
- 2. Input: Parallel algorithms & architectures. Output: parallel programming

### Main Objective of the Tutorial

- Ideal: Present an <u>untainted</u> view of the only truly successful theory of parallel algorithms.
- Why is this easier said than done?
- Theory (3 dictionary definitions):
- \* A body of theorems presenting a concise systematic view of a subject.
- An unproved assumption: conjecture.
- FCRC'93: "PRAM infeasible" → 2<sup>nd</sup> def not good enough "Success is not final, failure is not fatal: it is the courage to continue that counts" W. Churchill
- Feasibility proof status: programming & real hw that scales to cutting edge technology. Involves a real computer: SPAA'07→ PRAM is becoming feasible
- Achievable: Minimally tainted view. Also promotes \* to:
- The principles of a science or an art.

# Flavor of parallelism

**Problem** Replace A and B. Ex. A=2,B=5→A=5,B=2.

Serial Alg: X:=A;A:=B;B:=X. 3 Ops. 3 Steps. Space 1.

**Problem** Given A[1..n] & B[1..n], replace A(i) and B(i) for i=1..n.

Serial Alg: For i=1 to n do

X:=A(i);A(i):=B(i);B(i):=X /\*serial replace

3n Ops. 3n Steps. Space 1.

Par Alg1: For i=1 to n pardo

X(i):=A(i);A(i):=B(i);B(i):=X(i) /\*serial replace in parallel

3n Ops. 3 Steps. Space n.

Par Alg2: For i=1 to n pardo

X(i):=A(i) B(i):=X(i) Y(i):=B(i) A(i):=Y(i) /\*FS in parallel

4n Ops. 2 Steps. Space 2n.

#### Discussion

- Parallelism requires extra space (memory).
- Par Alg 1 clearly faster than Serial Alg.
- Is Par Alg 2 preferred to Par Alg 1?

### Parallel Random-Access Machine/Model

PRAM:

P1

P2

A

Shared memory

n synchronous processors all having unit time access to a shared memory. Each processor has also a local memory.

At each time unit, a processor can:

- 1. write into the shared memory (i.e., copy one of its local memory registers into a shared memory cell),
- 2. read into shared memory (i.e., copy a shared memory cell into one of its local memory registers ), or
- 3. do some computation with respect to its local memory.

# pardo programming construct

- for Pi , 1 ≤ i ≤ n pardo
- A(i) := B(i)

#### This means

The following n operations are performed concurrently: processor P1 assigns B(1) into A(1), processor P2 assigns B(2) into A(2), ....

#### Modeling read&write conflicts to the same shared memory location

#### Most common are:

- exclusive-read exclusive-write (EREW) PRAM: no simultaneous access by more than one processor to the same memory location for read or write purposes
- concurrent-read exclusive-write (CREW) PRAM: concurrent access for reads but not for writes
- concurrent-read concurrent-write (CRCW allows concurrent access for both reads and writes. We shall assume that in a concurrent-write model, an arbitrary processor among the processors attempting to write into a common memory location, succeeds. This is called the Arbitrary CRCW rule.
- There are two alternative CRCW rules: (i) Priority CRCW: the smallest numbered, among the processors attempting to write into a common memory location, actually succeeds. (ii) Common CRCW: allows concurrent writes only when all the processors attempting to write into a common memory location are trying to write the same value.

#### Example of a PRAM algorithm: The summation problem

Input An array A = A(1) ... A(n) of n numbers.

The problem is to compute A(1) + ... + A(n).

The summation algorithm works in rounds.

Each round: add, in parallel, pairs of elements: add each odd-numbered element and its successive even-numbered element.

If n = 8, outcome of 1st round is:

A(1) + A(2), A(3) + A(4), A(5) + A(6), A(7) + A(8)

Outcome of 2nd round:

A(1) + A(2) + A(3) + A(4), A(5) + A(6) + A(7) + A(8)

and the outcome of 3rd (and last) round:

A(1) + A(2) + A(3) + A(4) + A(5) + A(6) + A(7) + A(8)

B – 2-dimensional array (whose entries are B(h,i),  $0 \le h \le \log n$  and  $1 \le i \le n/2^h$ ) used to store all intermediate steps of the computation (base of logarithm: 2).

For simplicity, assume  $n = 2^k$  for some integer k.

ALGORITHM 1 (Summation)

- 1. for Pi,  $1 \le i \le n$  pardo
- 2. B(0, i) := A(i)
- 3. for h := 1 to  $\log n$  do
- if  $i \le n/2^h$ 4.
- then B(h, i) := B(h 1, 2i 1) + B(h 1, 2i)5. 6. else stay idle
- 7. for i = 1: output B(log n, 1); for i > 1: stay idle


Line 2 takes one round, Line 3 defines a loop taking

Algorithm 1 uses p = n processors.

log n rounds

Line 7 takes one round.

### Summation on an n = 8 processor PRAM



Again Algorithm 1 uses p = n processors. Line 2 takes one round, line 3 defines a loop taking log n rounds, and line 7 takes one round. Since each round takes constant time, Algorithm 1 runs in O(log n) time. [When you see O("big Oh"), think "proportional to".]

Time

So, an algorithm in the PRAM model is, presented in terms of a sequence of parallel time units (or "rounds", or "pulses"); we also pow p instructions to be performed at each time unit, one per processor; this means that a time unit consists of a sequence of exactly p instructions to be performed concurrently.

3 2 1


Number of operations

2 drawbacks to PRAM mode: (i) Does not reveal how the algorithm will run on PRAMs with different number of processors; e.g., to what extent will more processors speed the computation, or fewer processors slow it? (ii) Fully specifying the allocation of instructions to processors requires a level of detail which might be unnecessary (a compiler may be able to extract from lesser detail)

# Work-Depth presentation of algorithms

Alternative model and presentation mode.

Work-Depth algorithms are also presented as a sequence of parallel time units (or "rounds", or "pulses"); however, each time unit consists of a sequence of instructions to be performed concurrently; the sequence of instructions may include any number.



### WD presentation of the summation example

"Greedy-parallelism": At each point in time, the (WD) summation algorithm seeks to break the problem into as many pairwise additions as possible, or, in other words, into the largest possible number of independent tasks that can performed concurrently.

#### **ALGORITHM 2 (WD-Summation)**

- 1. for i,  $1 \le i \le n$  pardo
- 2. B(0, i) := A(i)
- 3. for h := 1 to  $\log n$
- 4. for i,  $1 \le i \le n/2^h$  pardo
- 5. B(h, i) := B(h 1, 2i 1) + B(h 1, 2i)
- 6. for i = 1 pardo output B(log n, 1)
- The 1st round of the algorithm (lines 1&2) has n operations. The 2nd round (lines 4&5 for h = 1) has n/2 operations. The 3rd round (lines 4&5 for h = 2) has n/4 operations. In general, the k-th round of the algorithm,  $1 \le k \le \log n + 1$ , has  $n/2^{k-1}$  operations and round log n +2 (line 6) has one more operation (use of a pardo instruction in line 6 is somewhat artificial). The total number of operations is 2n and the time is log n + 2. We will use this information in the corollary below.
- The next theorem demonstrates that the WD presentation mode does not suffer from the same drawbacks as the standard PRAM mode, and that every algorithm in the WD mode can be automatically translated into a PRAM algorithm.

# The WD-presentation sufficiency Theorem

Consider an algorithm in the WD mode that takes a total of x = x(n) elementary operations and d = d(n) time. The algorithm can be implemented by any p = p(n)-processor PRAM within O(x/p + d) time, using the same concurrent-write convention as in the WD presentation.

[i.e., 5 theorems: EREW, CREW, Common/Arbitrary/Priority CRCW]

#### **Proof**

 $x_i$  - # instructions at round i.  $[x_1+x_2+..+x_d=x]$ 


p processors can simulate  $x_i$  instructions in  $\lceil x_i/p \rceil \le x_i/p + 1$  time units. See <u>next slide</u>. Demonstration in Algorithm 2' shows why you don't want to leave this to a programmer.

Formally: first reads, then writes. Theorem follows, since

$$[x_1/p] + [x_2/p] + ... + [x_d/p] \le (x_1/p + 1) + ... + (x_d/p + 1) \le x/p + d$$

#### Round-robin emulation of y concurrent instructions

by p processors in  $\lceil y/p \rceil$  rounds. In each of the first  $\lceil y/p \rceil - 1$  rounds, p instructions are emulated for a total of  $z = p(\lceil y/p \rceil - 1)$  instructions. In round  $\lceil y/p \rceil$ , the remaining y - z instructions are emulated, each by a processor, while the remaining w - y processor stay idle, where  $w = p\lceil y/p \rceil$ 



# Corollary for summation example

- Algorithm 2 would run in O(n/p + log n) time on a p-processor PRAM.
- For  $p \le n/\log n$ , this implies O(n/p) time. Later called both <u>optimal speedup</u> & <u>linear speedup</u>
- For  $p \ge n/\log n$ :  $O(\log n)$  time.
- Since no concurrent reads or writes → p-processor EREW PRAM algorithm.

#### ALGORITHM 2' (Summation on a p-processor PRAM)

```
1. for P_i, 1 \le i \le p pardo
2. for j := 1 to \lfloor n/p \rfloor - 1 do
      B(0, i + (i - 1)p) := A(i + (i - 1)p)
3. for i, 1 \le i \le n - (\lceil n/p \rceil - 1)p
       B(0, i + (\lceil n/p \rceil - 1)p) := A(i + (\lceil n/p \rceil - 1)p)
- for i, n - (\lceil n/p \rceil - 1)p \le i \le p
            stay idle
4. for h := 1 to \log n
      for j := 1 to \lceil n/(2^hp) \rceil - 1 do (*an instruction j := 1 to 0 do means:
5.
                                    "do nothing"*)
          B(h, i+(j-1)p) := B(h-1, 2(i+(j-1)p)-1) + B(h-1, 2(i+(j-1)p))
     for i, 1 \le i \le n - (\lceil n/(2^h p) \rceil - 1)p
6.
          B(h, i + (\lceil n/(2^hp) \rceil - 1)p) := B(h - 1, 2(i + (\lceil n/(2^hp) \rceil - 1)p) - 1) +
                                    B(h - 1, 2(i + (\lceil n/(2^hp) \rceil - 1)p))
      for i, n - (\lceil n/(2^h p) \rceil - 1)p \le i \le p
            stay idle
7. for i = 1 output B(log n, 1); for i > 1 stay idle
Nothing more than plugging in the above proof.
```

Main point of this slide: compare to Algorithm 2 and decide, which one you like better But is WD mode as easy as it gets? Hold on...Key question for this presentation

### Measuring the performance of parallel algorithms

- A problem. Input size: *n*. A parallel algorithm in WD mode. Worst case time: *T*(*n*); work: *W*(*n*).
- 4 alternative ways to measure performance:
- 1. W(n) operations and T(n) time.
- 2. P(n) = W(n)/T(n) processors and T(n) time (on a PRAM).
- 3. W(n)/p time using any number of p ≤ W(n)/T(n) processors (on a PRAM).
- 4. W(n)/p + T(n) time using any number of p processors (on a PRAM).

Exercise 1: The above four ways for measuring performance of a parallel algorithms form six pairs. Prove that the pairs are all asymptotically equivalent.

# Goals for Designers of Parallel Algorithms

Suppose 2 parallel algorithms for same problem:

- 1.  $W_1(n)$  operations in  $T_1(n)$  time. 2.  $W_2(n)$  operations,  $T_2(n)$  time.
- General guideline: algorithm 1 more efficient than algorithm 2 if  $W_1(n) = o(W_2(n))$ , regardless of  $T_1(n)$  and  $T_2(n)$ ; if  $W_1(n)$  and  $W_2(n)$  grow asymptotically the same, then algorithm 1 is considered more efficient if  $T_1(n) = o(T_2(n))$ .
- Good reasons for avoiding strict formal definition—only guidelines  $Example\ W_1(n)=O(n), T_1(n)=O(n);\ W_2(n)=O(n\log n), T_2(n)=O(\log n)$ Which algorithm is more efficient?
- Algorithm 1: less work. Algorithm 2: much faster.
- In this case, both algorithms are probably interesting. Imagine two users, each interested in different input sizes and in different target machines (different # processors). For one user Algorithm 1 faster. For second user Algorithm 2 faster.

Known unresolved issues with asymptotic worst-case analysis.

# Nicknaming speedups

- Suppose T(n) best possible worst case time upper bound on serial algorithm for an input of length n for some problem. (T(n) is serial time complexity for problem.)
- Let W(n) and  $T_{par}(n)$  be work and time bounds of a parallel algorithm for same problem.
- The parallel algorithm is <u>work-optimal</u>, if W(n) grows asymptotically the same as T(n). A work-optimal parallel algorithm is <u>work-time-optimal</u> if its running time T(n) cannot be improved by another work-optimal algorithm.
- What if serial complexity of a problem is unknown?
- Still an accomplishment if T(n) is best known and W(n) matches it. Called *linear speedup*. Note: can change if serial improves.

#### Recall main reasons for existence of parallel computing:

- Can perform better than serial
- (it is just a matter of time till) Serial cannot improve anymore

# Default assumption regarding shared memory access resolution

Since all conventions represent virtual models of real machines: strongest model whose implementation cost is "still not very high", would be practical.

Simulations results + UMD PRAM-On-Chip architecture

→ Arbitrary CRCW

### **NC Theory**

Good serial algorithms: poly time.

Good parallel algorithm: poly-log time, poly processors.

Was much more dominant than what's covered here in early 1980s. Fundamental insights. Limited practicality.

In choosing abstractions: fine line between helpful and "defying gravity"

# Technique: Balanced Binary Trees;

```
Problem: Prefix-Sums

Input: Array A[1..n] of elements. Associative binary operation, denoted *, defined on the set: a * (b * c) = (a * b) * c.

(* pronounced "star"; often "sum": addition, a common example.)

The n prefix-sums of array A are:

A(1)

A(1) * A(2)

...

A(1) * A(2) * .. * A(i)

...

A(1) * A(2) * .. * A(n)
```

Prefix-sums is perhaps the most heavily used routine in parallel algorithms.

1. for i , 
$$1 \le i \le n$$
 pardo

- B(0, i) := A(i)

2. for h := 1 to log n

3. for i ,  $1 \le i \le n/2^h$  pardo

- B(h, i) := B(h - 1, 2i - 1) \* B(h - 1, 2i)

4. for h := log n to 0

5. for i even,  $1 \le i \le n/2^h$  pardo

- C(h, i) := C(h + 1, i/2)

6. for i = 1 pardo

- C(h, 1) := B(h, 1)

7. for i odd,  $3 \le i \le n/2^h$  pardo

- C(h, i) := C(h + 1, (i - 1)/2) \* B(h, i)


8. for i ,  $1 \le i \le n$  pardo

- Output C(0, i)

ALGORITHM 1 (Prefix-sums)

# Prefix-sums algorithm

### Example



**Complexity** Charge operations to nodes. Tree has 2n-1 nodes. No node is charged with more than O(1) operations.

 $\rightarrow$  W(n) = O(n). Also T(n) = O(log n)

Theorem: The prefix-sums algorithm runs in O(n) work and O(log n) time.

#### **Application - the Compaction Problem**

The Prefix-sums routine is heavily used in parallel algorithms. A trivial application follows:

Input Array A = A[1..N] of elements, and binary array B = B[1..n].


Map each value i,  $1 \le i \le n$ , where B(i) = 1, to the sequence (1, 2, ..., s); s is the (a priori unknown) numbers of ones in B. Copy the elements of A accordingly.

The solution is order preserving. But, quite a few applications of compaction do not require that.

For computing the mapping, simply find prefix sums with respect to array B.

Consider an entry B(i) = 1. If the prefix sum of i is j then map A(i) into C(j).


<u>Theorem</u> The compaction algorithm runs in O(n) work and O(log n) time.



# Snapshot: XMT High-level language

XMTC: Single-program multiple-data (SPMD) extension of standard C.

Includes Spawn and PS - a multi-operand instruction. Short (not OS) threads.



<u>Cartoon</u> Spawn creates threads; a thread progresses at its own speed and expires at its Join.

Synchronization: only at the Joins.

So, virtual threads avoid busy-waits by expiring.

New: Independence of order semantics (IOS).


# XMT High-level language (cont'd)

The <u>array compaction</u> problem <u>Input</u>: A[1..n]. Map in some order all A(i) not equal 0 to array D.

#### Essence of an XMT-C program

```
int x = 0; /*formally: psBaseReg x=0*/
spawn(0, n) /* Spawn n threads; $
    ranges 0 to n - 1 */
{ int e = 1;
    if (A[$] not-equal 0)
        { ps(e,x);
        D[e] = A[$] }
}
n = x;
```

Notes: (i) PS is defined next (think F&A). See results for e0,e2, e6 and x. (ii) Join instructions are implicit.



# XMT Assembly Language

Standard assembly language, plus 3 new instructions: Spawn, Join, and PS.

#### The PS multi-operand instruction

New kind of instruction: Prefix-sum (PS).

Individual PS, PS Ri Rj, has an inseparable ("atomic") outcome:

- (i) Store Ri + Rj in Ri, and
- (ii) store original value of Ri in Rj.

Several successive PS instructions define a multiple-PS instruction. E.g., the sequence of k instructions:

PS R1 R2; PS R1 R3; ...; PS R1 R(k + 1)

performs the prefix-sum of base R1 elements R2,R3, ...,R(k + 1) to get:

R2 = R1; R3 = R1 + R2; ...; R(k + 1) = R1 + ... + Rk; R1 = R1 + ... + R(k + 1).

Idea: (i) Several ind. PS's can be combined into one multi-operand instruction.

(ii) Executed by a new multi-operand PS functional unit.

### Mapping PRAM Algorithms onto XMT

(1st visit of this slide)

- (1) PRAM parallelism maps into a thread structure
- (2) Assembly language threads are not-too-short (to increase locality of reference)
- (3) the threads satisfy IOS

#### How (summary):

- I. Use work-depth methodology [SV-82] for "thinking in parallel". The rest is skill.
- II. Go through PRAM or not.
- For performance-tuning, in order to later teach the compiler. (To be suppressed as it is ideally done by compiler):
- Produce XMTC program accounting also for:
- (1) Length of sequence of round trips to memory,
- (2) QRQW.

Issue: nesting of spawns.

**Exercise 2** Let A be a memory address in the shared memory of a PRAM. Suppose all p processors of the PRAM need to "know" the value stored in A. Give a fast EREW algorithm for broadcasting A to all p processors. How much time will this take?

**Exercise 3** Input: An array A of n elements drawn from some totally ordered set. The minimum problem is to find the smallest element in array A.

- (1) Give an EREW PRAM algorithm that runs in O(n) work and O(log n) time.
- (2) Suppose we are given only  $p \le n/\log n$  processors numbered from 1 to p. For the algorithm of (1) above, describe the algorithm to be executed by processor i,  $1 \le i \le p$ . The prefix-min problem has the same input as for the minimum problem and we need to find for each i,  $1 \le i \le n$ , the smallest element among A(1),A(2), . . . ,A(i).
- (3) Give an EREW PRAM algorithm that runs in O(n) work and O(log n) time for the problem.

**Exercise 4** The <u>nearest-one problem</u> is defined as follows. Input: An array A of size n of bits; namely, the value of each entry of A is either 0 or 1. The nearest-one problem is to find for each i,  $1 \le i \le n$ , the largest index  $j \le i$ , such that A(j) = 1.

- (1) Give an EREW PRAM algorithm that runs in O(n) work and O(log n) time.
- The input for the <u>segmented prefix-sums problem</u>, includes the same binary array A as above, and in addition an array B of size n of numbers. The segmented prefix-sums problem is to find for each i,  $1 \le i \le n$ , the sum B(j) + B(j + 1) + . . . + B(i), where j is the nearest-one for i (if i has no nearest-one we define its nearest-one to be 1).
- (2) Give an EREWPRAM algorithm for the problem that runs in O(n) work and O(log n) time.

#### Recursive Presentation of the Prefix-Sums Algorithm

Recursive presentations are useful for describing both serial and parallel algorithms. Sometimes they shed new light on a technique being used.

```
PREFIX-SUMS(x_1, x_2, ..., x_m; u_1, u_2, ..., u_m)

1. if m = 1 then u_1 := x_1; exit

2. for i, 1 \le i \le m/2 pardo

- y_i := x_{2i-1} * x_{2i}

3. PREFIX-SUMS(y_1, y_2, ..., y_{m/2}; v_1, v_2, ..., v_{m/2})

4. for i even, 1 \le i \le m pardo

- u_i := v_{i/2}

5. for i = 1 pardo

- u_1 := x_1

6. for i odd, 3 \le i \le m pardo

- u_i := v_{(i-1)/2} * x_i
```

To start, call: PREFIX-SUMS(A(1),A(2), . . . ,A(n);C(0, 1),C(0, 2), . . . ,C(0, n)). **Complexity** Recursive presentation can give concise and elegant complexity analysis. Excluding the recursive call in instruction 3, routine PREFIX-SUMS, requires:  $\leq \alpha$  time, and  $\leq \beta$ m operations for some positive constants  $\alpha$  and  $\beta$ . The recursive call is for a problem of size m/2. Therefore,

```
T(n) \le T(n/2) + \alpha

W(n) \le W(n/2) + \beta n

Their solutions are T(n) = O(\log n), and W(n) = O(n).
```

Exercise 5: Multiplying two n × n matrices A and B results in another n × n matrix C, whose elements  $c_{i,i}$  satisfy  $c_{i,i} = a_{i,1}b_{1,i} + ... + a_{i,k}b_{k,i} + ... + a_{i,n}b_{n,i}$ .

- (1) Given two such matrices A and B, show how to compute matrix C in O(log n) time using n³ processors.
- (2) Suppose we are given only  $p \le n^3$  processors, which are numbered from 1 to p. Describe the algorithm of item (1) above to be executed by processor i,  $1 \le i \le p$ .
- (3) In case your algorithm for item (1) above required more than  $O(n^3)$  work, show how to improve its work complexity to get matrix C in  $O(n^3)$  work and  $O(\log n)$  time.
- (4) Suppose we are given only  $p \le n^3 / \log n$  processors numbered from 1 to p. Describe the algorithm for item (3) above to be executed by processor i,  $1 \le i \le p$ .

### Merge-Sort

Input: Two arrays A[1..n], B[1..m]; elements from a totally ordered domain S. Each array is monotonically non-decreasing.

Merging: map each of these elements into a monotonically nondecreasing array C[1..n+m]

### The partitioning paradigm

- n: input size for a problem. Design a 2-stage parallel algorithm:
- 1. Partition the input into a large number, say p, of independent small jobs AND size of the largest small job is roughly n/p.
- 2. Actual work do the small jobs concurrently, using a separate (possibly serial) algorithm for each.

### Ranking Problem

Input: Same as for merging.

For every 1<=i<= n, RANK(i,B), and 1<=j<=m, RANK(j,A)

Example: A=[1,3,5,7,9],B[2,4,6,8]. RANK(3,B)=2;RANK(1,A)=1

# Merging algorithm (cnt'd)

Observe Merging & Ranking: really same problem.

Show M $\rightarrow$ R in W=O(n),T=O(1) (say n=m):

 $C(k)=A(i) \rightarrow RANK(i,B)=k-i-1$ 

Show  $R \rightarrow M$  in W=O(n), T=O(1):

 $RANK(i,B)=j \rightarrow C(i+j+1)=A(i)$ 

### "Surplus-log" parallel algorithm for the Ranking for 1 ≤ i ≤ n pardo

- Compute RANK(i,B) using standard binary search
- Compute RANK(i,A) using binary search
- Complexity: W=(O(n log n), T=O(log n)

# Serial (ranking) algorithm

SERIAL - RANK(A[1..];B[1..])

i := 0 and j := 0; add two auxiliary elements A(n+1) and B(n+1), each larger than both A(n) and B(n)

while  $i \le n$  or  $j \le n$  do

- if A(i + 1) < B(j + 1)
- then RANK(i+1,B) := j; i := i + 1
- else RANK(j+1),A) := i; j := j + 1

In words Starting from A(1) and B(1), in each round:

- compare an element from A is with an element of B
- 2. determine the rank of the smaller among them

Complexity: O(n) time (and O(n) work...)

### Linear work parallel merging

Partitioning for  $1 \le i \le n/p$  pardo [p <= n/log and p | n]

- b(i):=RANK(p(i-1) + 1),B) using binary search
- a(i):=RANK(p(i-1) + 1),A) using binary search

#### Actual work

Observe Ranking task can be broken into 2p independent "slices".

#### Example of a slice

Start at A(p(i-1) + 1) and B(b(i)).


Using serial ranking advance till:

#### **Termination condition**


Either A(pi+1) or some B(jp+1) loses

#### Parallel algorithm

2p concurrent threads







actual work

### Linear work parallel merging (cont'd)

Observation 2p slices. None larger than 2n/p.

(not too bad since average is 2n/2p=n/p)

Complexity Partitioning takes O(p log n) work and O(log n) time, or O(n) work and O(log n) time. Actual work employs 2p serial algorithms, each takes O(n/p) time. Total work is O(n) and time is O(log n), for p=n/log n.

- Exercise 6: Consider the merging problem as above. Consider a variant of the above merging algorithm where instead of fixing x (p above) to be n/ log n, x could be any positive integer between 1 and n.
- Describe the resulting merging algorithm and analyze its time and work complexity as a function of both x and n.
- Exercise 7: Consider the merging problem as above, and assume that the values of the input elements are not pairwise distinct. Adapt the merging algorithm for this problem, so that it will take the same work and the same running time.
- Exercise 8: Consider the merging problem as above, and assume that the values of n and m are not equal. Adapt the merging algorithm for this problem. What are the new work and time complexities?
- Exercise 9: Consider the merging algorithm as above. Suppose that the algorithm needs to be programmed using the smallest number of Spawn commands in an XMT-C single-program multiple-data (SPMD) program. What is the smallest number of Spawn commands possible? Justify your answer.
- (Note: This exercise should be given only after XMT-C programming has been introduced.)

# Technique: Divide and Conquer Problem: Sort (by-merge)


- Input: Array A[1 .. n], drawn from a totally ordered domain.
- Sorting: reorder (permute) the elements of A into array B, such that  $B(1) \le B(2) \le ... \le B(n)$ .
- Sort-by-merge: classic serial algorithm. This known algorithm translates directly into a reasonably efficient parallel algorithm.
- Recursive description (assume  $n = 2^{l}$  for some integer  $l \ge 0$ ):

```
MERGE - SORT(A[1 .. n];B[1 .. n])
```

- if n = 1
- then return B(1) := A(1)
- else call, in parallel,
- MERGE SORT(A[1 .. n/2];C[1 .. n/2]) and
- MERGE SORT(A[n/2 + 1 .. n); C[n/2 + 1 .. n])
- Merge C[1 .. n/2] and C[n/2 +1) .. N] into B[1 .. N]

### Merge-Sort

Example:



Complexity The linear work merging algorithm runs in O(log n) time. Hence, time and work for merge-sort satisfy:

 $T(n) \le T(n/2) + \alpha \log n$ ;  $W(n) \le 2W(n/2) + \beta n$  where  $\alpha$ ,  $\beta > 0$  are constants. Solutions:  $T(n) = O(\log^2 n)$  and  $W(n) = O(n \log n)$ .

Merge-sort algorithm is a "balanced binary tree" algorithm. See above figure and try to give a non-recursive description of merge-sort.

#### **PLAN**

- 1. Present 2 general techniques:
- Accelerating cascades
- Informal Work-Depth—what "thinking in parallel" means in this presentation
- 2. Illustrate using 2 approaches for the selection problems: deterministic (clearer?) and randomized (more practical)
- 3. Program (if you wish) the latter

#### **Problem: Selection**

- Input: Array A[1..n] from a totally ordered domain; integer k,  $1 \le k \le n$ . A(j) is k-th smallest in A if  $\le k-1$  elements are smaller and  $\le n-k$  elements are larger.
- Selection problem: find a k-th smallest element.
- Example. A=[9,7,2,3,8,5,7,4,2,3,5,6]; n=12;k=4. Either A(4) or A(10) (=3) is 4-th smallest. For k=5, A(8)=4 is the only 5-th smallest element.
- Instances of selection problem: (i) for k=1, the minimum element, (ii) for k=n, the maximum (iii) for  $k=\lceil n/2 \rceil$ , the median.

## Accelerating Cascades - Example

Get a fast O(n)-work selection algorithm from 2 "pure" selection algorithms:

- (1) Algorithm 1 has O(log n) iterations. Each reduces a size m instance of selection in O(log m) time and O(m) work to an instance whose size is ≤ 3m/4. Why is the complexity of Algorithm 1 O(log²n) time and O(n) work?
- (2) Algorithm 2 runs in O(log n) time and O(n log n) work.
- Pros: Algorithm 1: only O(n) work. Algorithm 2: less time.
- Accelerating cascades technique way for deriving a single algorithm that is both: fast and needs O(n) work.
- Main idea start with Algorithm 1, but not run it to completion. Instead, switch to Algorithm 2, as follows:
- Step 1 Use Algorithm 1 to reduce selection from n to  $\leq$  n/ log n. Note: O(log log n) rounds are enough, since for  $(3/4)^r$ n  $\leq$  n/ log n, we need  $(4/3)^r \geq$  log n, implying r =  $\log_{4/3}$ log n.
- Step 2 Apply Algorithm 2.
- Complexity Step 1 takes O(log n log log n) time. The number of operations is n+(3/4)n+.. which is O(n). Step 2 takes additional O(log n) time and O(n) work. In total: O(log n log log n) time, and O(n) work.
- Accelerating cascades is a practical technique.
- Algorithm 2 is actually a sorting algorithm.

# Accelerating Cascades

- Consider the following situation: for problem of size n, there are two parallel algorithms.
- Algorithm A:  $W_1(n)$  and  $T_1(n)$ . Algorithm B:  $W_2(n)$  and  $T_2(n)$  time. Suppose: Algorithm A is more efficient ( $W_1(n) < W_2(n)$ ), while Algorithm B is faster ( $T_1(n) < T_2(n)$ ). Assume also: Algorithm A is a "reducing algorithm": Given a problem of size n, Algorithm A operates in phases. Output of each successive phase is a smaller instance of the problem. The accelerating cascades technique composes a new algorithm as follows:
  - Start by applying Algorithm A. Once the output size of a phase of this algorithm is below some threshold, finish by switching to Algorithm B.

### Algorithm 1, and IWD Example

Note: not just a selection algorithm. Interest is broader, as the informal work-depth (IWD) presentation technique is illustrated. In line with the IWD presentation technique, some missing details for the current high-level descrition of Algorithm 1 are filled in later.

Input Array A[1..n]; integer k,  $1 \le k \le n$ .

Algorithm 1 works in "reducing" ITERATIONS:


Input: Array B[1..m];  $1 \le k_0 \le m$ . Find  $k_0$ -th element in B.

Main idea behind a reducing iteration is: find an element  $\alpha$  of B which is guaranteed to be not too small ( $\leq$  m/4 elements of B are smaller), and not too large ( $\leq$  m/4 elements of B are larger). Exact ranking of  $\alpha$  in B enables to conclude that at least m/4 elements of B do not contain the  $k_0$ -th smallest element. Therefore, they can be discarded. The other alternative: the  $k_0$ -th smallest element (which is also the k-th smallest element with respect to the original input) has been found.

- ALGORITHM 1 High-level description (Assume: log m and m/ logm are integers.)
- 1. for i,  $1 \le i \le n$  pardo
  - B(i) := A(i)
- 2.  $k_0 := k; m := n$
- 3. while m > 1 do
- 3.1. Partition B into m/log m blocks, each of size log m as follows. Denote the blocks B<sub>1</sub>,..,B<sub>m/log m</sub>, where B<sub>1</sub>=B[1..logm],..,B<sub>m/log m</sub>=B[m+1-log m..m].
- 3.2. for block Bi, 1 ≤ i ≤ m/log m pardo compute the median α<sub>i</sub> of Bi, using a linear time serial selection algorithm
- 3.3. Apply a sorting algorithm to find  $\alpha$  the median of medians  $(\alpha_1, \ldots, \alpha_{m/log\ m})$ .
- 3.4. Compute  $s_1$ ,  $s_2$  and  $s_3$ .  $s_1$ : # elements in B smaller than  $\alpha$ ,  $s_2$ : # elements equal to  $\alpha$ , and  $s_3$ : # elements larger than  $\alpha$ .
- 3.5. There are three possibilities:
- 3.5.1 (i)  $k_0 \le s_1$ : the new subset B (the input for the next iteration) consists of the elements in B, which are smaller than  $\alpha$  (m:= $s_1$ ;  $k_0$  remains the same)
- 3.5.2 (ii)  $s_1 < k_0 \le s_1 + s_2$ :  $\alpha$  is the  $k_0$ -th smallest element in B; algorithm terminates
- 3.5.3 (iii)  $k_0 > s_1 + s_2$ : the new subset B consists of the elements in B, which are larger than  $\alpha$  (m :=  $s_3$ ;  $k_0 := k_0 (s_1 + s_2)$ )
- 4. (we can reach this instruction only with m = 1 and  $k_0 = 1$ ) B(1) is the  $k_0$ -th element in B.

Reducing Lemma At least m/4 elements of B are smaller than  $\alpha$ , and at least m/4 are larger.

#### **Proof**




Corollary 1 Following an iteration of Algorithm 1 the value of m decreases so that the new value of m is at most (3/4)m.

# Informal Work-Depth (IWD) description

Similar to Work-Depth, the algorithm is presented in terms of a sequence of parallel time units (or "rounds"); however, at each time unit there is a <u>set</u> containing a number of instructions to be performed concurrently Descriptions of the set of concurrent instructions can come in many flavors.

Even implicit, where the number of instruction is not obvious.



### The Selection Algorithm (wrap-up)

- To derive the lower level description of Algorithm 1, simply apply the prefix-sums algorithm several times.
- Theorem 5.1 Algorithm 1 solves the selection problem in O(log<sup>2</sup>n) time and O(n) work. The main selection algorithm, composed of algorithms 1 and 2, runs in O(n) work and O(log n log log n) time.
- Exercise 10 Consider the following sorting algorithm. Find the median element and then continue by sorting separately the elements larger than the median and the ones smaller than the median. Explain why this is indeed a sorting algorithm. What will be the time and work complexities of such algorithm?
- Recap: (i) Accelerating cascades framework was presented and illustrated by selection algorithm. (ii) A top-down methodology for describing parallel algorithms was presented. Its upper level, called Informal Work-Depth (IWD), is proposed as the essence of thinking in parallel.

### Randomized Selection

Parallel version of serial randomized selection from CLRS, Ch. 9.2

```
Input Array A[p...r]
RANDOMIZED_PARTITION(A,p,r)

    i := RANDOM (p,r)
    /*Rearrange A[p...r]: elements <=
        A(i) followed by those > A(i)*/
    exchange A(r) ←→A(i)
    return PARTITION(A,p,r)

PARTITION(A,p,r)
        x := A(r)
        i := p-1
3.
        for j := p to r-1
            if A(j) \le x
5.
            then i := i+1
6.
             exchange A(i) \leftarrow A(j)
        exchange A(i+1) \leftarrow A(r)
7.
8.
         Return i+1
```

Basis for proposed programming project

### Integer Sorting

- Input Array A[1..n], integers from range [0..r-1]; n and r are positive integers.
- Sorting: rank from smallest to largest.
- Assume n is divisible by r. Typical value for r might be n<sup>1/2</sup>; other values possible.
- Two comments about the parallel integer sorting algorithm:
- (i) Its performance depends on the value of r, and unlike other parallel algorithms we have seen, its running time may not be bounded by O(log<sup>k</sup>n) for any constant k ("poly-logarithmic"). It is a remarkable coincidence that the literature includes only very few work-efficient non ploy-log parallel algorithms.
- (ii) It already lent itself to efficient implementation a few parallel machines in the early 1990s. (Remark later.)

The algorithm work as follows:

1. Partition A into n/r subarrays:  $B_1 = A[1..r]..B_{n/r} = A[n-r+1..n]$ . Using serial bucket sort (see Exercise 12 below), sort each subarray separately (and in parallel for all subarrays). Also compute: (1) number(v,s) - the number of elements whose value is v in subarray B<sub>s</sub>, for 0≤v≤ r−1, and 1≤s≤n/r; and (2) serial(i) - the number of elements A(j) such thát A(j)=A(i) and precede element i in its subarray B, (i.e., serial(i) counts only j < i, where  $\lceil j/r \rceil = \lceil i/r \rceil = s$ ), for  $1 \le i \le n$ . Example  $B_1=(2,3,2,2)$  (r=4). Then, number(2,1) = 3, and serial(3)=1. 2. Separately (and in parallel) for each value 0 ≤ v ≤ r-1 compute the prefix-sums of number(v,1), number(v,2) .. number(v,n/r) into ps(v,1), ps(v,2) .. ps(v,n/r), and their sum (the number of elements whose value is v) into cardinality(v). 3. Compute the prefix sums of cardinality(0), cardinality(1) ... cardinality(r-1) into global-ps(0), global-ps(1) .. global-ps(r-1). 4. In parallel for every element i, 1≤i≤n [Let v = A(i) and B the subarray of element i (s = [i/r]]: The rank of element i is 1+serial(i)+ps(v,s-1)+global-ps(v-1) [where ps(0,s)=0 and global-ps(0)=0] Bn/r Bs-1 Exercise 11: Describe the integer sorting algorithm in a "parallel program", similar to the pseudo-code that we usually give. Complexity 1: T=O(r), W=O(r) per subarray; total: T=O(r), W=O(n). 2: r computations; each T=O(log(n/r)),W=O(n/r); total  $T=O(\log n)$ , W=O(n) work. Serial(i)-3:  $T=O(\log r)$ , W=O(r). PS(v,s-1)-4: T=O(1), W=O(n) work. Total: T=O(r + log n), W=O(n).

global\_ps(v-l)-


- Theorem 6.1: (1) The integer sorting algorithm runs in O(r+log n) time and O(n) work. (2) The integer sorting algorithm can be applied to run in time  $O(k(r^{1/k}+log n))$  and O(kn) work for any positive integer k.
- Showed (1). For (2): radix sort using the basic integer sort (BIS) algorithm:
- A sorting algorithm is stable if for every pair of two equal input elements A(i) = A(j) where  $1 \le i < j \le n$ , it ranks element i lower than element j.
- Observe: BIS is stable.
- Only outline the case k = 2.
- 2-step algorithm for an integer sort problem with r=n in T=O( $\sqrt{n}$ ) W=O(n)
- Note: the big Oh notation supresses the factor k=2.
- Assume that  $\sqrt{n}$  is an integer.
- Step 1 Apply BIS to keys A(1) (mod  $\sqrt{n}$ ), A(2) (mod  $\sqrt{n}$ ). A(n) (mod  $\sqrt{n}$ ). If the computed rank of an element i is j then set B(j) := A(i).
- Step 2 Apply again BIS this time to key  $\lfloor B(1)/\sqrt{n} \rfloor$ ,  $\lfloor B(2)/\sqrt{n} \rfloor$ .  $\lfloor B(n)/\sqrt{n} \rfloor$ .
- Example 1. Suppose UMD has 35,000 students with social security number as IDs. Sort by IDs. The value of k will be 4 since  $\sqrt{1B} \le 35,000$  and 4 steps are used.
- 2. Let A=10,12,9,2,3,11,10,12,4,5,9,4,3,7,15,1 with n=16 and r=16. Keys for Step 1 are values modulo 4: 2,0,1,2,3,3,2,0,0,1,1,0,3,3,3,1. Sorting & assignment to array B:
- 12,12,4,4,9,5,9,1,10,2,10,3,11,3,15. Keys for Step 2 are  $\lfloor v/4 \rfloor$ , where v is the value of an element of B (i.e.,  $\lfloor 9/4 \rfloor = 2$ ). The keys are 3,3,1,1,2,1,2,0,2,0,2,0,2,0,3. The result relative to the original values of A is 1,2,3,3,4,5,7,9,9,10,10,11,12,12,15.

- Remarks 1. This simple integer sorting algorithm has led to efficient implementation on parallel machines such as some Cray machines and the Connection Machine (CM-2). [BLM+91] and [ZB91] report giving competitive performance on the machines that they examined. Given a parallel computer architecture where the local memories of different (physical) processors are distant from one another, the algorithm enables partitioning of the input into these local memories without any inter-processor communication. In steps 2 and 3, communication is used for applying the prefix-sums routine. Over the years, several machines had special constructs that enable very fast implementation of such a routine.
- 2. Since the theory community looked favorably at the time only on poly-log time algorithm, this practical sorting algorithm was originally presented in [CV-86] for a routine for sorting integers in the range 1 to log n as was needed for another algorithm.

Exercise 12: (Redundant if you remember the serial bucket-sort algorithm). The serial bucket-sort (called also bin-sort) algorithm works as follows. Input: An array  $A = A(1), \ldots, A(n)$  of integers from the range  $[0, \ldots, n-1]$ . For each value  $v, 0 \le v \le n-1$ , the algorithm forms a linked list of all elements  $A(i) = v, 0 \le i \le n-1$ . Initially, all lists are empty. Then, at step  $i, 0 \le i \le n-1$ , element A(i) is inserted to the linked list of value v, where v = A(i). Finally, the linked list are traversed from value 0 to value v = 1, and all the input elements are ranked. (1) Describe this serial bucket-sort algorithm in pseudo-code using a "structured programming style". Make sure that the version you describe provides stable sorting. (2) Show that the time complexity is O(n).

# The orthogonal-tree algorithm

Integer sorting problem Range of integers: [1 .. n]. In a nutshell: the algorithm is a big prefix-sum computation with respect to the data structure below. For each integer value v,  $1 \le v \le n$ , it has an n-leaf balanced binary tree.



- 1 (i) In parallel, assign processor i, 1 ≤ i ≤ n to each input element A(i). Focus on one element A(i). Suppose A(i) = v.
  (ii) Advance in log n rounds from leaf i in tree v to its root. In the process, compute the
- number of elements whose value is v. When 2 processors "meet" at an internal node of the tree one of them proceeds up the tree; the 2<sup>nd</sup> "sleep-waits" at that node. The plurality of value v is now available at leaf v of the top (single) binary tree that will
- guide steps 2 and 3 below..

  2 Using a similar log n-round process, processors continue to add up these pluralities;
- in case 2 processors meet, one proceeds and the other is left to sleep-wait. The total number of all pluralities (namely n) is now at the root of the upper tree. Step 3 computes the prefix-sums of the pluralities of the values into leaves of the top tree.
- 3 A log n-round "playback" of Step 2 from the root of the top tree its leaves follows. [Exercise: figure out how to obtain prefix-sums of the pluralities of values at leaves of the top tree.] Only interesting case: internal node where a processor was left sleepwaiting in Step 2. Idea: wake this processor up, send the waking processor and the just
- awaken one with prefix-sum values in the direction of its original lower tree. The objective of Step 4 is to compute the prefix-sums of the pluralities of the values at every leaf of the lower trees that holds an input element-- the leaves active in Step 1(i).
- 4 A log n-round "playback" of Step 1, starting in parallel at the roots of the lower trees. Each of the processors ends at the original leaf in which it started Step 1. [Exercise:
- Each of the processors ends at the original leaf in which it started Step 1. [Exercise: Same as Step 3]. Waking processors and computing prefix-sums: Step 3.
- Exercise 13: (i) Show how to complete the above description into a sorting algorithm that runs in  $T=O(\log n)$ ,  $W=O(n \log n)$  and  $O(n^2)$  space. (ii) Explain why your algorithm indeed achieves this complexity result.

### Mapping PRAM Algorithms onto XMT

(revisit of this slide)

- (1) PRAM parallelism maps into a thread structure
- (2) Assembly language threads are not-too-short (to increase locality of reference)
- (3) the threads satisfy IOS

#### How (summary):

- I. Use work-depth methodology [SV-82] for "thinking in parallel". The rest is skill.
- II. Go through PRAM or not.
- III. Produce XMTC program accounting also for:
- (1) Length of sequence of round trips to memory,
- (2) QRQW.
- Issue: nesting of spawns.

#### **Compiler roadmap**:

→ Produce performance-tuned examples → "teach the compiler" → Programmer: produce simple XMTC programs

# Back-up slides


# But coming up with a whole theory of parallel algorithms is a complex mental problem

How to address that?

- 1. Address first the easiest problem(s) you don't know to solve.
  - Provided a surprising structure, as illustrated next.
- Do what computer scientists do best: develop/identify/fit the correct level of abstraction to each problem
   Has been a key point of this presentation

# List Ranking Cluster: Euler tours; pointer jumping; randomized and deterministic symmetry breaking

- Tree rooting: a "toy problem" that will motivate the presentation.
- <u>Input</u> T(V,E), and some specified vertex r in V . V vertices. E undirected edges, contains unordered pairs of vertices.
- <u>Tree rooting problem</u> For each edge, select a direction, so that the resulting directed graph T'(V,E') is a (directed) rooted tree whose root is vertex r; e.g., if (u, v) is in E and vertex v is closer to the root r than vertex u then  $u \rightarrow v$  is in E.
- Euler tour technique: constant-time optimal-work reduction of tree rooting, and other tree problems, to the list ranking problem.
- This section can be viewed as an extensive top-down description of an algorithm for any of these tree problems, since the list ranking algorithms that follow are also described in a top-down manner. Top-down structures of problems and techniques from the involved to the elementary have become a "trade mark" of the theory of parallel algorithms, as reviewed in [Vis91]. Such fine structures highlight the elegance of this theory and are modest, yet noteworthy, of fine structures that exist in some classical fields of Mathematics. However, they are rather unique for Combinatorics-related theories. Figure to illustrate this structure:



#### Tree T and its input representation

#### The Euler-tour technique

